PRELIMINARY





# **GENERAL DESCRIPTION:**

*SigmaTel's* STAC9701/3 are general purpose 18-bit, full duplex, audio codecs that conform to the analog component specification of AC 97 (Audio Codec 97 Component Specification rev. 1.03). The STAC9701/3 incorporates *SigmaTel's* proprietary Sigma-Delta technology to achieve signal quality in excess of 95dB SNR. The DACs, ADCs, and mixers are integrated with analog I/Os which include four analog line-level stereo inputs, two analog line-level mono inputs, and 3 output channels. The Audio Codec 97 specification calls for separation of the basic analog codec functions from the high level digital control functions for improved noise immunity. The STAC9701/3 communicates via the five wire AC Link to any digital component of AC 97 providing flexibility in the audio system design. Packaged in a small AC 97 compliant 48-pin LQFP, the STAC9701/3 can be placed on the motherboard, daughter boards, add-on cards, PCMCIA cards, or outside the main chassis such as in a speaker. The 9703 is identical to the 9701 except that the 9703 is tested at AVdd = DVdd = 3.3V.

1

# **FEATURES:**

- High performance  $\Sigma\Delta$  technology
- 18-bit full duplex stereo A/D, D/A
- AC-link protocol compliance
- Operates at either 5 VDC or 3.3 VDC
- AC '97 compliant mixer

- Energy saving power down modes
- 48k sample/second rate
- Six analog line-level inputs
- Available in 48-pin LQFP
- SNR > 95 dB through the DAC and mixer

# **ORDERING INFORMATION:**

| PART      | PACKAGE                       | PACKAGE TEMPERATURE                    |                                  |
|-----------|-------------------------------|--|----------------------------------|
| NUMBER    |                               | RANGE                                  |                                  |
| STAC9701T | 48-pin LQFP 7mmx 7mm x 1.4mm  | 0 <sup>o</sup> C to +70 <sup>o</sup> C | DVdd = 3.3V - 5V, AVdd = 5V      |
| STAC9701Q | 64-pin LQFP 10mm x 10mm 1.4mm | $0^{0}$ C to +70 <sup>0</sup> C        | DVdd = 3.3V - 5V, AVdd = 5V      |
| STAC9703T | 48-pin LQFP 7mm x 7mm x 1.4mm | 0 <sup>o</sup> C to +70 <sup>o</sup> C | $DVdd = 3.3V \qquad AVdd = 3.3V$ |

# SigmaTel, Inc

# Preliminary

3

# *STAC9701/3*

| <b>Table of Contents</b> |
|--------------------------|
| I dole of Contents       |

| Ge | eneral Descri  | ption  | 1                       |
|----|--|--|-------------------------|
| Or | dering Infor   | mation   | 2                       |
| 1. | <ul><li>1.1 Digital I</li><li>1.2 Analog I</li><li>1.3 Filter/Re</li></ul> | /O   | 9<br>9<br>9<br>10<br>10 |
| 2. | AC-Link<br>2.1 Clocking<br>2.2 Reset                                       | 5  | 11<br>12<br>12          |
| 3. |  | <b>rface</b><br>Digital Serial Interface<br>ocol   | 12<br>12                |
|    | 3.1.1 AC   | C-link Audio Output Frame<br>(SDATA_OUT)   | 14                      |
|    | 3.1.1.2<br>3.1.1.3   | Slot 1: Command Address Port<br>Slot 2: Command Data Port<br>Slot 3: PCM Playback Left<br>Channel<br>Slot 4: PCM Playback Right<br>Channel | 16<br>16<br>16<br>17    |
|    | 3.1.1.5  |  | 17                      |
|    | 3.1.2.1<br>3.1.2.2   | C-link Audio Input Frame<br>(SDATA_In)<br>Slot 1: Status Address Port<br>Slot 2: Status Data Port<br>Slot 3: PCM Record Left               | 17<br>19<br>19          |
|    | 3.1.2.4  | Channel<br>Slot 4: PCM Record Right<br>Channel<br>Slots 5-12: Reserved   | 19<br>19<br>20          |
|    | 3.2 AC-link  | Low Power Mode   | 20                      |
|    | 3.2.1 Wa   | aking up the AC-Link   | 20                      |

| 4. | STA | AC9701/3 Mixer                        | 21 |
|----|-----|---------------------------------------|----|
|    | 4.1 | Mixer Input.                          | 23 |
|    | 4.2 | Mixer Output                          | 23 |
|    |     | PC Beep Implementations               | 23 |
|    |     | Mixer Register                        | 24 |
|    |     |                                       |    |
|    |     | .4.1 Reset Register                   | 24 |
|    |     | .4.2 Playmaster Volume Registers      | 25 |
|    |     | .4.3 PC Beep Register                 | 25 |
|    |     | .4.4 Analog Mixer Input Gain          | 26 |
|    |     | .4.5 Record Select Control            | 26 |
|    |     | .4.6 Record Gain Registers            | 28 |
|    |     | .4.7 General Purpose Register         | 28 |
|    | 4   | .4.8 Powerdown Control/Status         | 29 |
| 5. | Lov | v Power Modes                         | 29 |
| 6. | Tor | tability                              | 31 |
| 0. | 105 | tability                              | 51 |
| 7. |     | Timing Characteristics                | 31 |
|    |     | Cold Reset.                           | 31 |
|    |     | Warm Reset                            | 32 |
|    |     | Clocks                                | 33 |
|    |     | Data Setup and Hold                   | 34 |
|    |     | Signal Rise and Fall Times            | 35 |
|    | 7.6 | AC-link Low Power ModeTiming          | 35 |
|    | 7.7 | ATE Test Mode                         | 36 |
| 8. | Ele | ctrical Specifications                | 37 |
|    |     | Absolute Maximum Ratings              | 37 |
|    |     | Recommended Operating Conditions      | 37 |
|    |     | Power Consumption                     | 37 |
|    |     | AC link Static Digital Specifications | 38 |
|    |     | 9701 Analog Performance               |    |
|    |     | Characteristics                       | 39 |
|    | 8.6 | 9703 Analog Performance               |    |
|    |     | Characteristics                       | 40 |
|    |     |                                       |    |
|    |     |                                       |    |
|    |     |                                       |    |

| SigmaTel, Inc                              | Prelimin | nary STAC970   | 1/3 |
|--|----------|--|-----|
| Table of Contents – Table                  | S        | Table 28 – 9701 Analog Performance                             | 26  |
| Table 1 – Package Dimensions               | 5        | <b>Table 29</b> – 9703 Analog Performance                      | 39  |
| Table 2 – Pin Designation                  | 5        | Characteristics  | 41  |
| Table 3 – Digital Signal List              | 8        | Table of Contents – Figures                                    |     |
| Table 4 – Analog Signal List               | 9        |  |     |
| Table 5 – Filtering and Voltage References | s 10     | Figure 1 – Package Outline                                     | -   |
| Table 6 – 9701 Power Signal List           | 10       | Figure 2 – STAC9701 Block Diagram                              |     |
| Table 7 – 9703 Power Signal List           | 11       | Figure 3 – Connection Diagram                                  |     |
| Table 8 – Mixer Functional Connections     | 23       | Figure 4 – STAC9701T's AC 97 Link                              | 1   |
| Table 9 – Mixer Register                   | 24       | <b>Figure 5</b> – AC 97 Standard Bi-directional                | 14  |
| Table 10 - PlayMaster Volume Register      | 25       | Figure 6 – AC-link Audio Output Frame                          | 1   |
| Table 11 – PC Beep Register                | 26       | <b>Figure 7</b> – Start of an Audio Output Frame               | 1   |
| Table 12 – Analog Mixer Input Gain Regis   | ster 26  | Figure 8 – STAC9701 Audio Input Frame                          | 1   |
| Table 13 – Record Select Control Register  | s 27     | <b>Figure 9</b> – Start of an Audio Input Frame                | 1   |
| Table 14 – Record Gain Registers           | 28       | <b>Figure 10</b> – STAC9701 Powerdown Timing                   | 2   |
| Table 15 – General Purpose Registers       | 28       | Figure 11 – STAC9701 Mixer Functional<br>Diagram               | 2   |
| Table 16 – Powerdown Status Registers      | 29       | Figure 12 – Example of STAC9701 Powerdown/                     | 2   |
| Table 17 – Low Power Modes                 | 30       | Powerup flow   | 3   |
| Table 18 – Cold Reset                      | 32       | Figure 13 – STAC9701 Powerdown/Powerup with analog still alive | 3   |
| Table 19 – Warm Reset                      | 32       | Figure 14 – Cold Reset   | 3   |
| Table 20 – Clocks                          | 33       | Figure 15 – Warm Reset   | 3   |
| Table 21 – Data Setup and Hold             | 34       | Figure 16 – Clocks   | 3   |
| Table 22 – Signal Rise and Fall Times      | 35       | Figure 17 – Data Setup and Hold                                | 3   |
| Table 23 – AC-link Low Power Mode Tim      | ing 36   | Figure 18 – Signal Rise and Fall Times                         | 3:  |
| Table 24 – ATE Test Mode                   | 36       | Figure 19 – AC-link Low Power Mode Timing                      | 3:  |
| Table 25 – Operating Conditions            | 37       | Figure 20 – ATE Test Mode                                      | 3   |
| Table 26 – Power Consumption               | 37       | APPENDIX A   | 4   |
| Table 27 – AC-link Static Specifications   | 38       | APPENDIX B   | 4   |
|  | 4        | 09/24  | /98 |

# SigmaTel, Inc

# Preliminary





Table 1 - Package Dimensions

| KEY            | 9701/3 DIMENSION<br>LQFP |
|----------------|--------------------------|
| D              | 9.00 mm                  |
| D1             | 7.00 mm                  |
| Е              | 9.00 mm                  |
| E1             | 7.00 mm                  |
| a (lead width) | 0.20 mm                  |
| e (pitch)      | 0.50 mm                  |
| thickness      | 1.4 mm                   |

### Table 2 - Pin Designation

| PIN | SIGNAL    | PI  | SIGNAL    | PIN | SIGNAL     | PIN        | SIGNAL   |
|-----|-----------|-----|-----------|-----|------------|------------|----------|
| #   | NAME      | N # | NAME      | #   | NAME       | #          | NAME     |
| 1   | DVdd1     | 13  | PHONE     | 25  | AVdd1      | 37         | MONO_OUT |
| 2   | XTL_IN    | 14  | AUX_L     | 26  | AVss1      | <i>3</i> 8 | AVdd2    |
| 3   | XTL_OUT   | 15  | AUX_R     | 27  | Vref       | 39         | NC       |
| 4   | DVss1     | 16  | VIDEO_L   | 28  | Vrefout    | 40         | NC       |
| 5   | SDATA_OUT | 17  | VIDEO_R   | 29  | AFILT1     | 41         | NC       |
| 6   | BIT_CLK   | 18  | CD_L      | 30  | AFILT2     | 42         | AVss2    |
| 7   | DVss2     | 19  | CD_GND    | 31  | NC         | 43         | NC       |
| 8   | SDATA_IN  | 20  | CD_R      | 32  | CAP2       | 44         | NC       |
| 9   | DVdd2     | 21  | MIC1      | 33  | NC         | 45         | NC       |
| 10  | SYNC      | 22  | MIC2      | 34  | NC         | 46         | NC       |
| 11  | RESET#    | 23  | LINE_IN_L | 35  | LINE_OUT_L | 47         | NC       |
| 12  | PC_BEEP   | 24  | LINE_IN_R | 36  | LINE_OUT_R | 48         | NC       |

# denotes active low





The **STAC9701/3** block diagram, above, illustrates its primary functional blocks. It performs fixed 48K sample rate D-A & A-D conversion, mixing, and analog processing. The digital interface communicates with the AC 97 controller via the five wire AC-link and contains the 64 word by 16-bit registers. Two fixed 48Kss DAC's support a stereo PCM-out channel which contains a mix generated in the AC 97 controller of all software sources, including the internal synthesizer and any other digital sources. The Mixer block mixes the PCM-out with any analog sources, then outputs to LINE\_OUT. The MONO\_OUT delivers either mic only or a mono mix of sources from the mixer. The two fixed 48Ks ADC's take any mix of mono or stereo sources and convert it to a stereo PCM-in signal.

The **STAC9701/3** is designed primarily to support stereo, 2-speaker PC audio. However, multi-channel encoded stereo can be played out through the LINE\_OUT. This encoded signal can be played on normal stereo speakers, or sent to consumer equipment or other decoding devices via LINE\_OUT to an analog input connection for multi-channel playback.

Together with the logic component (controller) of AC 97, **STAC9701/3** can be SoundBlaster and Windows Sound System compatible. SoundBlaster is a registered trademark of Creative Labs. Windows is a registered trademark of Microsoft Corporation.



**Figure 3 -** Connection Diagram – See Appendix A for an alternative connection diagram when using separate supplies



09/24/98

# 1. PIN/SIGNAL DESCRIPTIONS

# 1.1 Digital I/O

These signals connect the STAC9701/3 to its AC 97 controller counterpart and an external crystal.

 Table 3. Digital Signal List

| SIGNAL NAME | ТҮРЕ | DESCRIPTION  |
|-------------|------|--|
| RESET #     | Ι    | AC 97 Master H/W Reset                                 |
| XTL_IN      | Ι    | 24.576 MHz Crystal                                     |
| XTL_OUT     | 0    | 24.576 MHz Crystal                                     |
| SYNC        | Ι    | 48 KHz fixed rate sample sync                          |
| BIT_CLK     | 0    | 12.288 MHz serial data clock                           |
| SDATA_OUT   | Ι    | Serial, time division multiplexed, AC 97 input stream  |
| SDATA_IN    | 0    | Serial, time division multiplexed, AC 97 output stream |

# denotes active low

# STAC9701/3

# 1.2 Analog I/O

These signals connect the STAC9701/3 to analog sources and sinks, including microphones and speakers.

 Table 4.
 Analog Signal List

| SIGNAL NAME | ТҮРЕ | DESCRIPTION  |
|-------------|------|--|
| PC-BEEP     | Ι    | PC Speaker beep pass through                                     |
| PHONE       | Ι    | From telephony subsystem speakerphone (or DLP - Down Line Phone) |
| MIC1        | Ι    | Desktop Microphone Input   |
| MIC2        | Ι    | Second Microphone Input  |
| LINE-IN-L   | Ι    | Line In Left Channel   |
| LINE-IN-R   | Ι    | Line In Right Channel  |
| CD-L        | Ι    | CD Audio Left Channel  |
| CD-GND      | Ι    | CD Audio analog ground   |
| CD-R        | Ι    | CD Audio Right Channel   |
| VIDEO-L     | Ι    | Video Audio Left Channel   |
| VIDEO-R     | Ι    | Video Audio Right Channel  |
| AUX-L       | Ι    | Aux Left Channel   |
| AUX-R       | Ι    | Aux Right Channel  |
| LINE-OUT-L  | 0    | Line Out Left Channel  |
| LINE-OUT-R  | 0    | Line Out Right Channel   |
| MONO-OUT    | 0    | To telephony subsystem speakerphone (or DLP - Down Line Phone)   |

\* Note: any unused input pins should have a capacitor (1 uF suggested) to ground.

# **1.3 Filter/References**

These signals are connected to resistors, capacitors, or specific voltages.

**Table 5**. Filtering and Voltage References

| SIGNAL NAME | ТҮРЕ | DESCRIPTION   |
|-------------|------|---|
| Vref        | 0    | Reference Voltage                                       |
| Vrefout     | 0    | Reference Voltage out 5mA drive (intended for mic bias) |
| AFILT1      | 0    | Anti-Aliasing Filter Cap - ADC channel                  |
| AFILT2      | 0    | Anti-Aliasing Filter Cap - ADC channel                  |
| CAP2        | 0    | ADC reference Cap                                       |

# **1.4 Power and Ground Signals**

 Table 6.
 Power Signal List STAC9701

| SIGNAL NAME | TYPE | DESCRIPTION                      |
|-------------|------|----------------------------------|
| AVdd1       | Ι    | Analog Vdd = $5.0V$              |
| AVdd2       | Ι    | Analog Vdd = $5.0V$              |
| AVss1       | Ι    | Analog Gnd                       |
| AVss2       | Ι    | Analog Gnd                       |
| DVdd1       | Ι    | Digital Vdd = $5.0V$ or $3.3V$   |
| DVdd2       | Ι    | Digital Vdd = $5.0$ V or $3.3$ V |

Preliminary

STAC9701/3

| DVss1 | Ι | Digital Gnd |
|-------|---|-------------|
| DVss2 | Ι | Digital Gnd |

#### Table 7. Power Signal List STAC9703

| SIGNAL NAME | TYPE | DESCRIPTION          |
|-------------|------|----------------------|
| AVdd1       | Ι    | Analog Vdd = $3.3V$  |
| AVdd2       | Ι    | Analog Vdd = $3.3V$  |
| AVss1       | Ι    | Analog Gnd           |
| AVss2       | Ι    | Analog Gnd           |
| DVdd1       | Ι    | Digital Vdd = $3.3V$ |
| DVdd2       | Ι    | Digital Vdd = $3.3V$ |
| DVss1       | Ι    | Digital Gnd          |
| DVss2       | Ι    | Digital Gnd          |

# 2. AC-LINK

Below is the figure of the AC-link point to point serial interconnect between the **STAC9701/3** and its companion controller. All digital audio streams and command/status information are communicated over this AC-link. Please refer to the "Digital Interface" section 3 for details.

Figure 4. STAC9701/3's AC97-link to its companion controller



# STAC9701/3

## 2.1 Clocking

**STAC9701/3** derives its clock internally from an externally connected 24.576 MHz crystal or an oscillator through the XTAL\_IN pin. Synchronization with the AC 97 controller is achieved through the BIT\_CLK pin at 12.288 MHz (half of crystal frequency).

The beginning of all audio sample packets, or "Audio Frames", transferred over AC-link is synchronized to the rising edge of the "SYNC" signal driven by the AC 97 controller. Data is transitioned on AC-link on every rising edge of BIT\_CLK, and subsequently sampled by the receiving side on each immediately following falling edge of BIT\_CLK.

### 2.2 Reset

There are 3 types of resets as detailed under "Timing Characteristics".

1. a "cold" reset where all STAC9701/3logic is initialized to its default state

2. a "warm" reset where the contents of the STAC9701/9703 register set are left unaltered

3. a "register" reset which only initializes the STAC9701/3 registers to their default states

After signaling a reset to the **STAC9701/3**, the AC 97 controller should not attempt to play or capture audio data until it has sampled a "Codec Ready" indication from the **STAC9701/3**.

In order for proper operation SDATA\_OUT should be "0" during "cold" reset.

### **3. DIGITAL INTERFACE**

### 3.1 AC-link Digital Serial Interface Protocol

The **STAC9701/3** communicates to the AC 97 controller via a 5 pin digital serial interface called AClink which is a bi-directional, fixed rate, serial PCM digital stream. All digital audio streams, commands and status information are communicated over this point to point serial interconnect. This link handles multiple inputs, and output audio streams, as well as control register accesses using a time division multiplexed (TDM) scheme. The AC 97 controller synchronizes all AC-link data transaction. The following data streams are available on the **STAC9701/3**:

# SigmaTel, Inc. Preliminary STAC9701/3

| • PCM Playback    | 2 output slots | 2 Channel composite PCM output stream |
|-------------------|----------------|---------------------------------------|
| • PCM Record data | 2 input slots  | 2 Channel composite PCM input stream  |
| • Control         | 2 output slots | Control register write port           |
| • Status          | 2 input slots  | Control register read port            |

Synchronization of all AC-link data transactions is signaled by the AC 97 controller. The **STAC9701/9701** drives the serial bit clock onto AC-link. The AC 97 controller then qualifies with a synchronization signal to construct audio frames.

SYNC, fixed at 48 KHz, is derived by dividing down the serial bit clock (BIT\_CLK). BIT\_CLK, fixed at 12.288 MHz, provides the necessary clocking granularity to support 12, 20-bit outgoing and incoming time slots. AC-link serial data is transitioned on each rising edge of BIT\_CLK. The receiver of AC-link data, **STAC9701/3** for outgoing data and AC 97 controller for incoming data, samples each serial bit on the falling edges of BIT\_CLK.

The AC-link protocol provides for a special 16-bit (13-bits defined, with 3 reserved trailing bit positions) time slot (Slot 0) wherein each bit conveys a valid tag for its corresponding time slot within the current audio frame. A "1" in a given bit position of slot 0 indicates that the corresponding time slot within the current audio frame has been assigned to a data stream, and contains valid data. If a slot is "tagged" invalid, it is the responsibility of the source of the data, (**STAC9701/3** for the input stream, AC 97 controller for the output stream), to stuff all bit positions with 0's during that slot's active time.

SYNC remains high for a total duration of 16 BIT\_CLKs at the beginning of each audio frame. The portion of the audio frame where SYNC is high is defined as the "Tag Phase". The remainder of the audio frame where SYNC is low is defined as the "Data Phase".

Additionally, for power savings, all clock, sync, and data signals can be halted.

# SigmaTel, Inc. Preliminary STAC9701/3





### 3.1.1 AC-link Audio Output Frame (SDATA\_OUT)

The audio output frame data streams correspond to the multiplexed bundles of all digital output data targeting the **STAC9703** DAC inputs, and control registers. Each audio output frame supports up to 12 20-bit outgoing data time slots. Slot 0 is a special reserved time slot containing 16 bits which are used for AC-link protocol infrastructure.

Within slot 0, the first bit is a global bit (SDATA\_OUT slot 0, bit 15) which flags the validity for the entire audio frame. If the "Valid Frame" bit is a 1, this indicates that the current audio frame contains at least one slot time of valid data. The next 12 bit positions sampled by the **STAC9703** indicate which of the corresponding 12 times slots contain valid data. In this way data streams of differing sample rates can be transmitted across AC-link at its fixed 48KHz audio frame rate. The following diagram illustrates the time slot based AC-link protocol.



A new audio output frame begins with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT\_CLK. On the immediately following falling edge of BIT\_CLK, the **STAC9701/3** samples the assertion of SYNC. This following edge marks the time when both sides of AC-link are aware of the start of a new audio frame. On the next rising edge of BIT\_CLK, the AC 97 controller transitions SDATA\_OUT into the first bit position of slot 0 (Valid Frame bit). Each new bit position is presented to AC-link on a rising edge of BIT\_CLK, and subsequently sampled by the **STAC9701/3** on the following falling edge of BIT\_CLK. This sequence ensures that data transitions, and subsequent sample points for both incoming and outgoing data streams are time aligned.

Figure 7: Start of an Audio Output Frame



SDATA\_OUT's composite stream is MSB justified (MSB first) with all non-valid slots' bit positions stuffed with 0's by the AC 97 controller.

When mono audio sample streams are sent from the AC 97 controller it is necessary that BOTH left and right sample stream time slots be filled with the same data.

# SigmaTel, Inc.

**Preliminary** 

#### **3.1.1.1 Slot 1: Command Address Port**

The command port is used to control features, and monitor status (see Audio Input Frame Slots I and 2) of the **STAC9701/3** functions including, but not limited to, mixer settings, and power management (refer to the control register section of this specification).

The control interface architecture supports up to 64 16-bit read/write registers, addressable on even byte boundaries. Only the even registers (00h, 02h, etc.) are valid.

Audio output frame slot 1 communicates control register address, and write/read command information to the **STAC9701/3**.

Command Address Port bit assignments:

Bit (19)Read/Write command (1= read, 0=write)Bit (18:12)Control Register Index (64 16-bit locations, addressed on even byte boundaries)Bit (11:0)Reserved (Stuffed with 0's)

The first bit (MSB) sampled by **STAC9701/3** indicates whether the current control transaction is a read or a write operation. The following 7 bit positions communicate the targeted control register address. The trailing 12 bit positions within the slot are reserved and must he stuffed with 0's by the AC '97 controller.

#### 3.1.1.2 Slot 2: Command Data Port

The command data port is used to deliver 16-bit control register write data in the event that the current command port operation is a write cycle. (as indicated by Slot 1, bit 19)

Bit (19:4)Control Register Write Data (Stuffed with 0's if current operation is a read)Bit (3:0)Reserved (Stuffed with 0's)

If the current command port operation is a read then the entire slot time must be stuffed with 0's by the AC '97 controller.

#### 3.1.1.3 Slot 3: PCM Playback Left Channel

Audio output frame slot 3 is the composite digital audio left playback stream. In a typical "Games Compatible" PC this slot is composed of standard PCM (.wav) output samples digitally mixed (on the AC '97 controller or host processor) with music synthesis output samples. If a sample stream of resolution less than 20-bits is transferred, the AC '97 controller must stuff all trailing non-valid bit positions within this time slot with 0's.

# SigmaTel, Inc.

#### 3.1.1.4 Slot 4: PCM Playback Right Channel

Audio output frame slot 4 is the composite digital audio right playback stream. In a typical "Games Compatible" PC this slot is composed of standard PCM (.wav) output samples digitally mixed (on the AC '97 controller or host processor) with music synthesis output samples. If a sample stream of resolution less than 20-bits is transferred, the AC '97 controller must stuff all trailing non-valid bit positions within this time slot with 0's.

#### 3.1.1.5 Slots 5-12: Reserved

Audio output frame slots 5-12 are reserved for future use and are always stuffed with 0's by the AC '97 controller.

### 3.1.2 AC-link Audio Input Frame (SDATA\_IN)

The audio input frame data streams correspond to the multiplexed bundles of all digital input data targeting the AC 97 controller. As is the case for audio output frame, each AC-link audio input frame consists of 12, 20-bit time slots. Slot 0 is a special reserved time slot containing 16 bits which are used for AC-link protocol infrastructure.

Within slot 0 the first bit is a global bit (SDATA\_IN slot 0, bit 15) which flags whether the **STAC9701/3** is in the "Codec Ready" state or not. If the "Codec Ready" bit is a 0, this indicates that **STAC9701/3** is not ready for normal operation. This condition is normal following the de-assertion of power on reset, for example, while **STAC9701/3**'s voltage references settle. When the AC-link "Codec Ready" indicator bit is a 1, it indicates that the AC-link and **STAC9701/3** control/status registers are in a fully operational state. The AC '97 controller must further probe the Powerdown Control Status Register (refer to Mixer Register section) to determine exactly which subsections, if any, are ready.

Prior to any attempts at putting **STAC9701/3** into operation the AC '97 controller should poll the first bit in the audio input frame (SDATA\_IN slot 0, bit 15) for an indication that **STAC9701/3** has become "Codec Ready". Once the **STAC9701/3** is sampled "Codec Ready", the next 12 bit positions sampled by the AC '97 controller indicate which of the corresponding 12 time slots are assigned to input data streams, and that they contain valid data. The following diagram illustrates the time slot based AC-link protocol.

Preliminary



Figure 8: STAC9701 Audio Input Frame

A new audio input frame begins with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT\_CLK. On the immediately following falling edge of BIT\_CLK, **STAC9701/3** samples the assertion of SYNC. This falling edge marks the time when both sides of AC-link are aware of the start of a new audio frame. On the next rising of BIT\_CLK, the **STAC9701/3** transitions SDATA\_IN into the first bit position of slot 0 ("Codec Ready" bit). Each new bit position is presented to AC-link on a rising edge of BIT\_CLK and subsequently sampled by the AC 97 controller on the following falling edge of BIT\_CLK. This sequence ensures that data transitions, and subsequent sample points for both incoming and outgoing data streams are time aligned.





SDATA\_IN's composite stream is MSB justified (MSB first) with all non-valid bit positions (for assigned and/or unassigned time slots) stuffed with 0's by **STAC9701/3**. SDATA\_IN data is sampled on the falling edges of BIT\_CLK.

# SigmaTel, Inc.

#### 3.1.2.1 Slot1: Status Address Port

The status port is used to monitor status for **STAC9701/3** functions including, but not limited to, mixer settings, and power management.

Audio input frame slot 1's stream echoes the control register index, for historical reference, for the data to be returned in slot 2. (Assuming that slots 1 and 2 had been tagged "valid" by **STAC9701/3** during slot 0)

Status Address Port hit assignments:

Bit (19)RESERVED(Stuffed with 0)Bit (18;12)Control Register Index(Echo of register index for which data is being returned)Bit (11:0)RESERVED(Stuffed with 0's)

The first bit (MSB) generated by **STAC9701/3** is always stuffed with a 0. The following 7 bit positions communicate the associated control register address, and the trailing 12 bit positions are stuffed with 0's by **STAC9701/3**.

### 3.1.2.2 Slot 2: Status Data Port

The status data port delivers 16-bit control register read data.

Bit (19:4)Control Register Read Data (Stuffed with 0's if tagged "invalid")Bit (3:0)RESERVED (Stuffed with 0's)

If Slot 2 is tagged "invalid" by **STAC9701/3**, then the entire slot will be stuffed with 0's.

### 3.1.2.3 Slot 3: PCM Record Left Channel

Audio input frame slot 3 is the left channel output of **STAC9701/3** input MUX, post-ADC. **STAC9701/3** ADCs are implemented to support 18-bit resolution.

**STAC9701/3** outputs its ADC data (MSB first), and stuffs any trailing non-valid bit positions with 0's to fill out its 20-bit time slot.

### 3.1.2.4 Slot 4: PCM Record Right Channel

Audio input frame slot 4 is the right channel output of **STAC9701/3** input MUX, post-ADC.

**STAC9701/3** outputs its ADC data (MSB first), and stuffs any trailing non-valid bit positions with 0's to fill out its 20-bit time slot.

#### 3.1.2.5 Slots 5-12: Reserved

Audio input frame slots 5-12 are reserved for future use and are always stuffed with 0's.

## **3.2** AC-link Low Power Mode

The **STAC9701/3** can be placed in the low power mode by programming Register 26h to the appropriate value. Both BIT\_CLK and SDATA\_IN will be brought to, and held at a logic low voltage level. The AC 97 controller can wake up the **STAC9701/3** by providing the appropriate reset signals.

Figure 10. STAC9701/3 Powerdown Timing



Note: BIT\_CLK not to scale

BIT\_CLK and SDATA\_IN are transitioned low immediately (within the maximum specified time) following the decode of the write to the Powerdown Register (26h) with PR4. When the AC 97 controller driver is at the point where it is ready to program the AC-link into its low power mode, slots (1 and 2) are assumed to be the only valid stream in the audio output frame (all sources of audio input have been neutralized).

The AC 97 controller should also drive SYNC, and SDATA\_OUT low after programming the **STAC9701/3** to this low power mode.

### **3.2.1** Waking up the AC-link

Once the **STAC9701/3** has halted BIT\_CLK, there are only two ways to "wake up" the AC-link. Both methods must be activated by the AC 97 controller.

The AC-link protocol provides for a "Cold AC 97 Reset", and a "Warm AC 97 Reset". The current power down state would ultimately dictate which form of reset is appropriate. Unless a "cold" or "register" reset (a write to the Reset register) is performed, wherein the AC 97 registers are initialized to their default values, registers are required to keep state during all power down modes.

Once powered down, re-activation of the AC-link via re-assertion of the SYNC signal must not occur for a minimum of 4 audio frame times following the frame in which the power down was triggered. When AC-link powers up it indicates readiness via the Codec Ready bit (input slot 0, bit 15).

**Cold Reset** - a cold reset is achieved by asserting RESET# for the minimum specified time. By driving RESET# low, BIT\_CLK, and SDATA\_IN will be activated, or re-activated as the case may be, and all **STAC9701/3** control registers will be initialized to their default power on reset values.

Note: RESET# is an asynchronous input. # denotes active low

**Warm Reset** - a warm reset will re-activate the AC-link without altering the current **STAC9701/3** register values. A warm reset is signaled by driving SYNC high for a minimum of 1 uS in the absence of BIT\_CLK.

Note: Within normal audio frames, SYNC is a synchronous input. However, in the absence of BIT\_CLK, SYNC is treated as an asynchronous input used in the generation of a warm reset to the **STAC9701/3**.

## 4. STAC9701/3 MIXER

The **STAC9701/3** mixer is designed to the AC 97 specification to manage the playback and record of all digital and analog audio sources in the PC environment. These include:

- System Audio: digital PCM input and output for business, games and multimedia
- CD/DVD: analog CD/DVD-ROM Redbook audio with internal connections to Codec mixer
- Mono microphone: choice of desktop mic, with programmable boost and gain
- Speakerphone: use of system mic and speakers for telephone, DSVD, and video conferencing
- Video: TV tuner or video capture card with internal connections to Codec mixer
- AUX/synth: analog FM or wavetable synthesizer, or other internal source



Figure 11. STAC9701/3 Mixer Functional Diagram

Preliminary



| SOURCE   | FUNCTION                                   | CONNECTION                   |
|----------|--|------------------------------|
| PC_Beep  | PC beep pass thru                          | from PC beeper output        |
| PHONE    | speakerphone or DLP in                     | from telephony subsystem     |
| MIC1     | desktop microphone                         | from mic jack                |
| MIC2     | second microphone                          | from second mic jack         |
| LINE_IN  | external audio source                      | from line-in jack            |
| CD       | audio from CD-ROM                          | cable from CD-ROM            |
| VIDEO    | audio from TV tuner or video camera        | cable from TV or VidCap card |
| AUX      | upgrade synth or other external source     | internal connector           |
| PCM out  | digital audio output from AC 97 Controller | AC-link                      |
| LINE_OUT | stereo mix of all sources                  | to output jack               |
| MONO_OUT | mic or mix for speakerphone or DLP out     | to telephony subsystem       |
| PCM in   | digital audio input to AC 97 Controller    | AC-link                      |

# SigmaTel, Inc.

# Preliminary

# STAC9701/3

# 4.1 Mixer Input

The mixer provides recording and playback of any audio sources or output mix of all sources. The **STAC9701/3** supports the following input sources:

- any mono or stereo source
- mono or stereo mix of all sources
- 2-channel input w/mono output reference (mic + stereo mix)

Note: any unused input pins must have a capacitor (1 uF suggested) to ground.

# 4.2 Mixer Output

The mixer generates two distinct outputs:

- a stereo mix of all sources for output to the LINE\_OUT
- a mono, mic only or mix of all sources for MONO\_OUT
  - \* Note: Mono output of stereo mix is attenuated by  $\frac{1}{2}$ .

## **4.3 PC Beep Implementation**

PC Beep is active on power up and defaults to an unmuted state. The user should mute this input before using any other mixer input because the PC Beep input can contribute noise to the lineout during normal operation.

### 4.4 Mixer Registers:

#### Table 9. Mixer Registers

| REG # | NAME                   | D15  | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7   | D6   | D5  | D4  | D3  | D2  | D1  | D0  | DE<br>FAULT |
|-------|------------------------|------|-----|-----|-----|-----|-----|-----|-----|------|------|-----|-----|-----|-----|-----|-----|-------------|
| 00h   | Reset                  | Х    | SE4 | SE3 | SE2 | SE1 | SE0 | ID9 | ID8 | ID7  | ID6  | ID5 | ID4 | ID3 | ID2 | ID1 | ID0 | NA          |
| 02h   | Master Volume          | Mute | Х   | Х   | ML4 | ML3 | ML2 | ML1 | ML0 | Х    | Х    | Х   | MR4 | MR3 | MR2 | MR1 | MR0 | 8000h       |
| 06h   | Master Volume<br>Mono  | Mute | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х    | Х    | Х   | MM4 | MM3 | MM2 | MM1 | MM0 | 8000h       |
| 0Ah   | PC_BEEP Volume         | Mute | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х    | Х    | Х   | PV3 | PV2 | PV1 | PV0 | Х   | x000h       |
| 0Ch   | Phone volume           | Mute | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х    | Х    | Х   | GN4 | GN3 | GN2 | GN1 | GN0 | 8008h       |
| 0Eh   | Mic Volume             | Mute | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х    | 20dB | Х   | GN4 | GN3 | GN2 | GN1 | GN0 | 8008h       |
| 10h   | Line In Volume         | Mute | Х   | Х   | GL4 | GL3 | GL2 | GL1 | GL0 | Х    | Х    | Х   | GR4 | GR3 | GR2 | GR1 | GR0 | 8808h       |
| 12h   | CD Volume              | Mute | Х   | Х   | GL4 | GL3 | GL2 | GL1 | GL0 | Х    | Х    | Х   | GR4 | GR3 | GR2 | GR1 | GR0 | 8808h       |
| 14h   | Video Volume           | Mute | Х   | Х   | GL4 | GL3 | GL2 | GL1 | GL0 | Х    | Х    | Х   | GR4 | GR3 | GR2 | GR1 | GR0 | 8808h       |
| 16h   | AUX Volume             | Mute | Х   | Х   | GL4 | GL3 | GL2 | GL1 | GL0 | Х    | Х    | Х   | GR4 | GR3 | GR2 | GR1 | GR0 | 8808h       |
| 18h   | PCM Out Volume         | Mute | Х   | Х   | GL4 | GL3 | GL2 | GL1 | GL0 | Х    | Х    | Х   | GR4 | GR3 | GR2 | GR1 | GR0 | 8808h       |
| 1Ah   | Record Select          | Х    | Х   | Х   | Х   | Х   | SL2 | SL1 | SL0 | Х    | Х    | Х   | Х   | Х   | SR2 | SR1 | SR0 | 0000h       |
| 1Ch   | Record Gain            | Mute | Х   | Х   | Х   | GL3 | GL2 | GL1 | GL0 | Х    | Х    | Х   | Х   | GR3 | GR2 | GR1 | GR0 | 8000h       |
| 20h   | General Purpose        | Х    | ST  | Х   | Х   | Х   | Х   | MIX | MS  | LPBK | Х    | Х   | Х   | Х   | Х   | Х   | Х   | 000h        |
| 26h   | Powerdown<br>Ctrl/Stat | PR7  | PR6 | PR5 | PR4 | PR3 | PR2 | PR1 | PR0 | Х    | Х    | Х   | Х   | REF | ANL | DAC | ADC | NA          |
| 7Ch   | Vendor ID1             | 1    | 0   | 0   | 0   | 0   | 0   | 1   | 1   | 1    | 0    | 0   | 0   | 0   | 1   | 0   | 0   | NA          |
| 7Eh   | Vendor ID2             | 0    | 1   | 1   | 1   | 0   | 1   | 1   | 0   | 0    | 0    | 0   | 0   | 0   | 1   | 0   | 0   | NA          |

Notes:

- 1. All registers not shown and bits containing an X are reserved.
- 2. Any reserved bits, marked X, can be written to but are don't care upon read back.
- **3.** PC\_BEEP default to 0000h, mute off.
- 4. If optional bits D13, D5 of register 02H or D5 of register 06H are set to 1, then the corresponding attenuation is set to 46dB and the register reads will produce 3fH as a value for this attenuation/gain block.

# 4.4.1 Reset Register (Index 00h)

Writing any value to this register performs a register reset, which causes all registers to revert to their default values. Reading this register returns the ID code of the part. All DACs operate at the same resolution. All ADCs operate at the same resolution.

# SigmaTel, Inc.

### 4.4.2 Play Master Volume Registers (Index 02h, 04h, and 06h)

These registers manage the output signal volumes. Register 02h controls the stereo master volume (both right and left channels), register 04h controls the optional stereo headphone out, register 06h controls the mono volume output. Each step corresponds to 1.5 dB. The MSB of the register is the mute bit. When this bit is set to 1 the level for that channel is set at  $-\infty$  dB. ML5 through ML0 is for left channel level, MR5 through MR0 is for the right channel and MM5 through MM0 is for the mono out channel.

The default value is 8000h (1000 0000 0000 0000), which corresponds to 0 dB attenuation with mute on.

Table 10: Play Master Volume Register

| MUTE | MX5MX0  | FUNCTION         | RANGE |
|------|---------|------------------|-------|
| 0    | 00 0000 | 0dB Attenuation  | Req.  |
| 0    | 01 1111 | 46.5 Attenuation | Req.  |
| 1    | XX XXXX | ∞ dB Attenuation | Req.  |

### 4.4.3 PC Beep Register (Index 0Ah)

This controls the level for the PC Beep input. Each step corresponds to approximately 3 dB of attenuation. The MSB of the register is the mute bit. When this bit is set to 1 the level for that channel is set at  $-\infty$  dB. PC\_BEEP supports motherboard implementations. The intention of routing PC\_BEEP through the **STAC9701/3** mixer is to eliminate the requirement for an onboard speaker by guaranteeing a connection to speakers connected via the output jack. In order for this to be viable the PC\_BEEP signal needs to reach the output jack at all times. NOTE: the PC\_BEEP is recommended to be routed to L & R Line outputs even when the **STAC9701/3** is in a RESET state. This is so that Power On Self Test (POST) codes can be heard by the user in case of a hardware problem with the PC. For further PC\_BEEP implementation details please refer to the AC 97 Technical FAQ sheet. The default value can be 0000h or 8000h, which corresponds to 0 dB attenuation with mute off or on.

| MUTE | PV3PV0 | FUNCTION          |
|------|--------|-------------------|
| 0    | 0000   | 0 dB Attenuation  |
| 0    | 1111   | 45 dB Attenuation |
| 1    | XXXX   | ∞ dB Attenuation  |

#### 4.4.4 Analog Mixer Input Gain Registers (Index 0Ch - 18h)

This controls the gain/attenuation for each of the analog inputs. Each step corresponds to approximately 1.5 dB. The MSB of the register is the mute bit. When this bit is set to 1 the level for that channel is set at  $-\infty$  dB. Register 0Eh (Mic Volume Register) has an extra bit that is for a 20dB boost. When bit 6 is set to 1, the 20 dB boost is on. The default value is 8008, which corresponds to 0 dB gain with mute on. The default value for the mono registers is 8008h, which corresponds to 0 dB gain with mute on. The default value for stereo registers is 8808h, which corresponds to 0 dB gain with mute on.

| Table 12: | Analog Mixer | Input Gain Register |
|-----------|--------------|---------------------|
|-----------|--------------|---------------------|

| MUTE | GX4GX0 | FUNCTION      |
|------|--------|---------------|
| 0    | 00000  | +12 dB gain   |
| 0    | 01000  | 0 dB gain     |
| 0    | 11111  | -34.5 dB gain |
| 1    | XXXXX  | -∞ dB gain    |

### 4.4.5 Record Select Control Register (Index 1Ah)

Used to select the record source independently for right and left. The default value is 0000h, which corresponds to Mic in.

| SR2SR0 | RIGHT RECORD SOURCE |
|--------|---------------------|
| 0      | Mic                 |
| 1      | CD In (right)       |
| 2      | Video In (right)    |
| 3      | Aux In (right)      |
| 4      | Line In (right)     |
| 5      | Stereo Mix (right)  |
| 6      | Mono Mix            |
| 7      | Phone               |

| SL2SL0 | LEFT RECORD SOURCE |
|--------|--------------------|
| 0      | Mic                |
| 1      | CD In (L)          |
| 2      | Video In (L)       |
| 3      | Aux In (L)         |
| 4      | Line In (L)        |
| 5      | Stereo Mix (L)     |
| 6      | Mono Mix           |
| 7      | Phone              |

## 4.4.6 Record Gain Registers (Index 1Ch and 1Eh)

1Ch is for the stereo input and 1Eh is for the optional special purpose correlated audio mic channel. Each step corresponds to 1.5 dB. 22.5 dB corresponds to 0F0Fh and 000Fh respectively. The MSB of the register is the mute bit. When this bit is set to 1, the level for that channel(s) is set at  $-\infty$  dB.

The default value is 8000h, which corresponds to 0 dB gain with mute on.

| MUTE | GX3 GX0 | FUNCTION      |
|------|---------|---------------|
| 0    | 1111    | +22.5 dB gain |
| 0    | 0000    | 0 dB gain     |
| 1    | XXXX    | -∞ gain       |

 Table 14:
 Record Gain Registers

### 4.4.7 General Purpose Register (Index 20h)

This register is used to control some miscellaneous functions. Below is a summary of each bit and its function. The MS bit controls the mic selector. The LPBK bit enables loopback of the ADC output to the DAC input without involving the AC-link, allowing for full system performance measurements.

| BIT  | FUNCTION                                 |
|------|--|
| MIX  | Mono output select $0 = Mix$ , $1 = Mic$ |
| MS   | Mic select $0 = Mic1$ , $1 = Mic2$       |
| LPBK | ADC/DAC loopback mode                    |

 Table 15:
 General Purpose Registers

## 4.4.8 Powerdown Control/Status Register (Index 26h)

-----

This read/write register is used to program powerdown states and monitor subsystem readiness. The lower half of this register is read only status, a "1" indicating that the subsection is "ready". *Ready* is defined as the subsection's ability to perform in its nominal state. When this register is written, the bit values that come in on AC-link will have no effect on read only bits 0-7.

When the AC-link "Codec Ready" indicator bit (SDATA\_IN slot 0, bit 15) is a 1, it indicates that the AC-link and AC 97 control and status registers are in a fully operational state. The AC 97 controller must further probe this Powerdown Control/Status Register to determine exactly which subsections, if any are ready.

| Table 16: | Powerdown | Status | Registers |
|-----------|-----------|--------|-----------|
|-----------|-----------|--------|-----------|

| BIT | FUNCTION                           |
|-----|------------------------------------|
| REF | VREF's up to nominal level         |
| ANL | Analog mixers, etc. ready          |
| DAC | DAC section ready to playback data |
| ADC | ADC section ready to playback data |

The power down modes are as per Table 16. The first three bits are to be used individually rather than in combination with each other. The last bit PR3 can be used in combination with PR2 or by itself. PR0 and PR1 control the PCM ADC's and DAC's only.

## 5. LOW POWER MODES

The **STAC9701/3** is capable of operating at reduced power when no activity is required. The state of power down is controlled by the Powerdown Register (26h). There are 7 commands of separate power down. See the table below for the different modes.

Table 17: Low Power Modes

| GRP BITS | FUNCTION  |
|----------|---|
| PR0      | PCM in ADC's & Input Mux Powerdown                    |
| PR1      | PCM out DACs Powerdown                                |
| PR2      | Analog Mixer powerdown (Vref still on)                |
| PR3      | Analog Mixer powerdown (Vref off)                     |
| PR4      | Digital Interface (AC-link) powerdown (extnl clk off) |
| PR5      | Internal Clk disable                                  |
| PR6      | Not implemented                                       |

Figure 12: Example of STAC9701/3 Powerdown/Powerup flow



The above figure illustrates one example procedure to do a complete powerdown of **STAC9701/3**. From normal operation, sequential writes to the Powerdown Register are performed to power down **STAC9701/3** a piece at a time. After everything has been shut off, a final write (of PR4) can be executed to shut down the AC-link. The part will remain in sleep mode with all its registers holding their static values. To wake up, the AC 97 controller will send pulse on the sync line issuing a warm reset. This will restart AC-link (resetting PR4 to zero). The **STAC9701/3** can also be woken up with a cold reset. A cold reset will cause a loss of values of the registers as a cold reset will reset them to their default states. When a section is powered back on, the Powerdown Control/Status register (index 26h) should be read to verify that the section is ready (stable) before attempting any operation that requires it.

Figure 13: STAC9701/3 Powerdown/Powerup flow with analog still alive



The above figure illustrates a state when all the mixers should work with the static volume settings that are contained in their associated registers. This is used when the user could be playing a CD (or external LINE\_IN source) through **STAC9701/3** to the speakers but have most of the system in low power mode. The procedure for this follows the previous except that the analog mixer is never shut down.

# 6. TESTABILITY

The **STAC9701/3** has two test modes. One is for ATE in-circuit test and the other is restricted for *SigmaTel's* internal use. **STAC9701/3** enters the ATE in circuit test mode if SDATA\_OUT is sampled high at the trailing edge of RESET#. Once in the ATE test mode, the digital AC-link outputs (BIT\_CLK and SDATA\_IN) are driven to a high impedance state. This allows ATE in-circuit testing of the AC 97 controller. This case will never occur during standard operating conditions.

### 7. AC TIMING CHARACTERISTICS

(T<sub>ambient</sub> = 25 deg C, AVdd = DVdd = 5.0V or 3.3V +/- 10%, AVss=DVss+0V; 50pF external load)

## 7.1 Cold Reset







31

Preliminary

Table 18 : Cold Reset

| PARAMETER                                | SYMBOL   | MIN   | TYP | MAX | UNITS |
|--|----------|-------|-----|-----|-------|
| RESET# active low pulse width            | Tres_low | 1.0   | -   | -   | us    |
| RESET# inactive to BIT_CLK startup delay | Trst2clk | 162.8 | -   | -   | ns    |

# denotes active low.

# 7.2 Warm Reset

Figure 15: Warm Reset





Table 19: Warm Reset

| PARAMETER                              | SYMBOL     | MIN   | TYP | MAX | UNITS |
|--|------------|-------|-----|-----|-------|
| SYNC active high pulse width           | Tsync_high | -     | 1.3 | -   | us    |
| SYNC inactive to BIT_CLK startup delay | Tsync2clk  | 162.8 | -   | -   | ns    |

STAC9701/3

# 7.3 Clocks



| PARAMETER                        | SYMBOL       | MIN   | ТҮР    | MAX   | UNITS |
|----------------------------------|--------------|-------|--------|-------|-------|
| BIT_CLK frequency                |              | -     | 12.288 | -     | MHz   |
| BIT_CLK period                   | Tclk_period  | -     | 81.4   | -     | ns    |
| BIT_CLK output jitter            |              | -     | -      | 750   | ps    |
| BLT_CLK high pulsewidth (note 1) | Tclk_high    | 32.56 | 40.7   | 48.84 | ns    |
| BIT_CLK low pulse width (note 1) | Tclk_low     | 32.56 | 40.7   | 48.84 | ns    |
| SYNC frequency                   |              | -     | 48.0   | -     | KHz   |
| SYNC period                      | Tsync_period | -     | 20.8   | -     | us    |
| SYNC high pulse width            | Tsync_high   | -     | 1.3    | -     | us    |
| SYNC low_pulse width             | Tsync_low    | -     | 19.5   | -     | us    |

Notes: 1) Worst case duty cycle restricted to 40/60.

# 7.4 Data Setup and Hold (50pF external load)

Figure 17: Data Setup and Hold





| PARAMETER                         | SYMBOL | MIN  | TYP | MAX | UNITS |
|-----------------------------------|--------|------|-----|-----|-------|
| Setup to falling edge of BIT_CLK  | Tsetup | 15.0 | -   | -   | ns    |
| Hold from falling edge of BIT_CLK | Thold  | 5.0  | -   | -   | ns    |

Note 1: Setup and hold time parameters for SDATA\_IN are with respect to the AC 97 controller.

# SigmaTel, Inc.

Preliminary

STAC9701/3

7.5 Signal Rise and Fall Times - (50pF external load; from 10% to 90% of Vdd)

Figure 18: Signal Rise and Fall Times





| PARAMETER          | SYMBOL   | MIN | TYP | MAX | UNITS |
|--------------------|----------|-----|-----|-----|-------|
| BIT_CLK rise time  | Triseclk | 2   | -   | 6   | ns    |
| BIT_CLK fall time  | Tfallclk | 2   | -   | 6   | ns    |
| SDATA_IN rise time | Trisedin | 2   | -   | 6   | ns    |
| SDATA_IN fall time | Tfalldin | 2   | -   | 6   | ns    |

## 7.6 AC-link Low Power Mode Timing

Figure 19: AC-link Low Power Mode Timing





SigmaTel, Inc.

Preliminary

STAC9701/3

 Table 23:
 AC-link Low Power Mode Timing

| PARAMETER                              | SYMBOL    | MIN | ТҮР | MAX | UNITS |
|--|-----------|-----|-----|-----|-------|
| End of Slot 2 to BIT_CLK, SDATA_IN low | Ts2_pdown | -   | -   | 1.0 | us    |

# 7.7 ATE Test Mode

Figure 20: ATE Test Mode



Table 24: ATE Test Mode

| PARAMETER                           | SYMBOL | MIN  | TYP | MAX  | UNITS |
|-------------------------------------|--------|------|-----|------|-------|
| Setup to trailing edge of RESET#    | Toff   | 15.0 | -   | -    | ns    |
| (also applies to SYNC)              |        |      |     |      |       |
| Rising edge of RESET# to Hi-Z delay | Toff   | -    | -   | 25.0 | ns    |

36

Notes:

- 1. All AC-link signals are normally low through the trailing edge of RESET#. Bringing SDATA\_OUT high for the trailing edge of RESET# causes **STAC9701/3**'s AC-link outputs to go high impedance which is suitable for ATE in circuit testing.
- 2. Once either of the two test modes have been entered, the **STAC9701/3** must be issued another RESET# with all AC-link signals low to return to the normal operating mode.

#### # denotes active low.

# 8. ELECTRICAL SPECIFICATIONS:

## 8.1 Absolute Maximum Ratings:

Voltage on any pin relative to Ground Operating Temperature Storage Temperature Soldering Temperature Output Current per Pin -0.3V TO +6.0V 0° TO 70° C -55° TO +125° C 260° C FOR 10 SECONDS +/- 4 mA except Vrefout = +/- 5mA

# 8.2 Recommended Operating Conditions

| Table 25. | Operating | Conditions |
|-----------|-----------|------------|
|-----------|-----------|------------|

| PARAM               | IETER  | MIN                      | TYP                  | MAX                      | UNITS            |
|---------------------|--|--------------------------|----------------------|--------------------------|------------------|
| Power Supplies      | + 3.3v Digital<br>+ 5v Digital<br>+ 5v Analog<br>+ 3.3V Analog | 3.0<br>4.5<br>4.5<br>3.0 | 3.3<br>5<br>5<br>3.3 | 3.6<br>5.5<br>5.5<br>3.6 | V<br>V<br>V<br>V |
| Ambient Temperature |  | 0                        | -                    | 70                       | °C               |

# **8.3** Power Consumption

 Table 26.
 Power Consumption

| PARAMETER  |                                | MIN | TYP            | MAX               | UNITS                      |
|--|--------------------------------|-----|----------------|-------------------|----------------------------|
| Digital Suppy Current  | + 5V Digital<br>+ 3.3v Digital |     | 45<br>23       |                   | mA<br>mA                   |
| Analog Supply Current  | + 5v Analog<br>+ 3.3v Analog   |     | 54<br>46       |                   | mA<br>mA                   |
| Power Down StatusPR0+5vAnalog Supply CurrentPR1+5vAnalog Supply CurrentPR2+5vAnalog Supply CurrentPR3+5vAnalog Supply CurrentPR4+3.3vDigital Supply CurrentPR4+5vPR5=1 has no effect on 9701/3 |                                |     | 41<br>27<br>11 | 0.1<br>0.1<br>0.1 | mA<br>mA<br>mA<br>mA<br>mA |

**8.4** AC-link Static Digital Specifications (T<sub>ambient</sub> = 25 deg C, DVdd = 5.0V, AVss=DVss=0V; 50pF external load)

| Table 27 | AC-link Static | Specifications |
|----------|----------------|----------------|
|----------|----------------|----------------|

| PARAMETER                                       | SYMBOL | MIN   | TYP | MAX | UNITS |
|---|--------|-------|-----|-----|-------|
| Input Voltage Range                             | Vin    | -0.30 |     | 5.3 | V     |
| Low level input range                           | Vil    | -     | -   | 0.8 | V     |
| High level input voltage                        | Vih    | 2.0   | -   | -   | V     |
| High level output voltage                       | Voh    | 2.4   | -   | -   | V     |
| Low level output voltage                        | Vol    | -     | -   | .55 | V     |
| Input Leakage Current (AC-link inputs)          | -      | -10   | -   | 10  | uA    |
| Output Leakage Current (Hi-Z'd AC-link outputs) | -      | -10   | -   | 10  | uA    |
| Output buffer drive current                     | -      | 5     |     |     | mA    |

**8.5** STAC9701 Analog Performance Characteristics (T<sub>ambient</sub> = 25 deg C, AVdd = DVdd = 5.0V +/- 10%, AVss=DVss+0V; 1 KHz input sine wave; Sample Frequency = 48 KHz; 0dB = 1 Vrms, 10K ohm/ 50pF load, Testbench Characterization BW: 20 Hz – 20KHz, 0dB settings on all gain stages)

| PARAMETER   | MIN      | ТҮР         | MAX    | UNITS |
|---|----------|-------------|--------|-------|
| Full Scale Input Voltage:<br>Line Inputs<br>Mic Inputs <sup>1</sup> | -        | 1.0<br>0.1  | -      | Vrms  |
| Full Scale Output Voltage:<br>Line Output 5V                        | -        | 1.0         | -      | Vrms  |
| Analog S/N:<br>CD to LINE_OUT 5V<br>Other to LINE_OUT 5V            | 90<br>-  | 98<br>98    | -<br>- | dB    |
| Analog Frequency Response <sup>2</sup>                              | 20       | -           | 20,000 | Hz    |
| Digital S/N <sup>3</sup><br>D/A 5V<br>A/D 5V                        | 85<br>75 | 96<br>88    | -      | dB    |
| Total Harmonic Distortion:<br>Line Output <sup>4</sup>              | -        | -           | 0.02   | %     |
| D/A & A/D Frequency Response <sup>5</sup>                           | 20       | -           | 19,200 | Hz    |
| Transition Band   | 19,200   | -           | 28,800 | Hz    |
| Stop Band   | 28,800   | -           | ~      | Hz    |
| Stop Band Rejection <sup>6</sup>                                    | +85      | -           | _      | dB    |
| Out-of-Band Rejection <sup>7</sup>                                  | -        | +40         | _      | dB    |
| Group Delay   | -        | -           | 1      | ms    |
| Power Supply Rejection Ratio (1KHz)                                 | -        | +40         | _      | dB    |
| Crosstalk between Input channels                                    | -        | -           | -70    | dB    |
| Spurious Tone Rejection   | -        | +100        | _      | dB    |
| Attenuation, Gain Step Size   | -        | 1.5         | _      | dB    |
| Input Impedance   | 10       | -           | _      | K Ohm |
| Input Capacitance   | -        | 15          | _      | pF    |
| Vrefout   | -        | 0.41 x AVdd | -      | V     |

 Table 28.
 Analog Performance Characteristics

09/24/98

| Interchannel Gain Mismatch ADC |    |     | 0.5 | dB         |
|--------------------------------|----|-----|-----|------------|
| Interchannel Gain Mismatch DAC |    | -   | 0.5 | dB         |
| Gain Drift                     |    | 100 |     | ppm/deg. C |
| DAC Offset Voltage             |    | 10  | 50  | mV         |
| Deviation from Linear Phase    |    |     | 1   | degree     |
| External Load Impedance        | 10 |     |     | K ohm      |
| Mute Attenuation (Vrms input)  | 90 | 96  |     | dB         |

Notes:

- 1. With +20 dB Boost on, 1.0Vrms with Boost off
- 2. +/- 1 dB limits
- 3. The ratio of the rms output level with 1 KHz full scale input to the rms output level with all zeros into the digital input. Measured "A weighted" over a 20 Hz to a 20 KHz bandwidth. (AES17-1991 Idle Channel Noise or EIAJ CP-307 Signal-to-noise Ratio).
- 4. 0 dB gain, 20 KHz BW, 48 KHz Sample Frequency
- 5. +/-0.25dB limits
- 6. Stop Band rejection determines filter requirements. Out-of-Band rejection determines audible noise.
- 7. The integrated Out-of-Band noise generated by the DAC process, during normal PCM audio playback, over a bandwidth 28.8 to 100 KHz, with respect to a 1 Vrms DAC output.

**8.6 STAC9703 Analog Performance Characteristics** (T<sub>ambient</sub> = 25 deg C, AVdd = DVdd = 3.3V +/- 10%, AVss=DVss+0V; 1 KHz input sine wave; Sample Frequency = 48 KHz; 0dB = 1 Vrms, 10K ohm/ 50pF load, Testbench Characterization BW: 20 Hz – 20KHz, 0dB settings on all gain stages)

| PARAMETER   | MIN    | ТҮР  | MAX    | UNITS  |
|---|--------|------|--------|--------|
| Full Scale Output Voltage:                                      |        |      |        |        |
| Line Inputs to line output 3.3V                                 | -      | 0.6  | -      | Vrms   |
| Line Inputs to LINE_OUT 3.3V @ Line In =                        |        |      |        |        |
| 1 Vrms and @ Gain setting of 4.5 dB                             |        | 0.6  |        | Vrms   |
| Line Inputs to LINE_OUT 3.3V @ Line In =                        |        |      |        |        |
| 0.6 Vrms and @ gain setting of 0dB                              |        | 0.6  |        | Vrms   |
| PCM to LINE_OUT 3.3V @ full scale PCM input                     |        | 0.55 |        | 3.7    |
| @PCM gain setting of 0dB  |        | 0.55 |        | Vrms   |
| PCM to Line Output 3.3V<br>MIC Inputs to LINE_OUT 3.3V @ MIC In |        | 0.5  |        | Vrms   |
| = 1 Vrms and @ gain setting of 0dB                              |        | 0.5  |        | VIIIIS |
| Analog S/N:   |        |      |        |        |
| CD to LINE_OUT 3.3V   | _      | 90   | -      |        |
| Other to LINE_OUT 3.3V  |        | 90   |        |        |
| Analog Frequency Response <sup>2</sup>                          | 20     | -    | 20,000 | Hz     |
| Digital S/N <sup>3</sup>  |        |      |        |        |
| D/A 3.3V  | 85     | 90   | -      |        |
| A/D 3.3V  | 75     | 85   | -      |        |
| Total Harmonic Distortion:                                      |        |      |        |        |
| Line Output <sup>4</sup>  | -      | -    | 0.02   | %      |
| D/A & A/D Frequency Response <sup>5</sup>                       | 20     | -    | 19,200 | Hz     |
| Transition Band   | 19,200 | -    | 28,800 | Hz     |
| Stop Band   | 28,800 | -    | ∞      | Hz     |
| Stop Band Rejection <sup>6</sup>                                | +85    | -    | -      | dB     |
| Out-of-Band Rejection <sup>7</sup>                              | -      | +40  | -      | dB     |
| Group Delay   | -      | -    | 1      | ms     |
| Power Supply Rejection Ratio (1KHz)                             | -      | +40  | -      | dB     |
| Crosstalk between Input channels                                | -      | -    | -70    | dB     |
| Spurious Tone Rejection   | -      | +100 | -      | dB     |
| Attenuation, Gain Step Size                                     | -      | 1.5  | -      | dB     |
| Input Impedance   | 10     | -    | -      | K Ohm  |
| Input Capacitance   | -      | 15   | _      | pF     |

09/24/98

| Vrefout                        | -  | 0.41 x | _   | V          |
|--------------------------------|----|--------|-----|------------|
|                                |    | AVdd   |     |            |
| Interchannel Gain Mismatch ADC |    |        | 0.5 | dB         |
| Interchannel Gain Mismatch DAC |    | -      | 0.5 | dB         |
| Gain Drift                     |    | 100    |     | ppm/deg. C |
| DAC Offset Voltage             |    | 10     | 50  | mV         |
| Deviation from Linear Phase    |    |        | 1   | degree     |
| External Load Impedance        | 10 |        |     | K ohm      |
| Mute Attenuation (0 dB)        | 90 | 96     |     | dB         |

Notes:

- 1. With +20 dB Boost on, 1.0Vrms with Boost off
- 2. +/- 1 dB limits
- 3. The ratio of the rms output level with 1 KHz full scale input to the rms output level with all zeros into the digital input. Measured "A weighted" over a 20 Hz to a 20 KHz bandwidth. (AES17-1991 Idle Channel Noise or EIAJ CP-307 Signal-to-noise Ratio).
- 4. 0 dB gain, 20 KHz BW, 48 KHz Sample Frequency
- 5. +/-0.25dB limits
- 6. Stop Band rejection determines filter requirements. Out-of-Band rejection determines audible noise.
- 7. The integrated Out-of-Band noise generated by the DAC process, during normal PCM audio playback, over a bandwidth 28.8 to 100 KHz, with respect to a 1 Vrms DAC output.

**Preliminary** 

# STAC9701/3

### Appendix A

#### APPLICATION NOTE FOR MIXED SUPPLY OPERATION

In PC applications, one power supply input to the STAC9701/3 may be derived from a supply regulator (as shown in Figure 3) and the other directly from the PCI power supply bus. When power is applied to the PC, the regulated supply input to the I.C. will be applied some time delay after the PCI power supply. Without proper on-chip partitioning of the analog and digital circuitry, the codec would be subject to on-chip SCR type latch-up.

SigmaTel's STAC9701/3 allows power-up sequencing between the analog (AVddx) and digital (VDddx) supply pins. These two power supplies can power-up independently and at different rates with no adverse effects to the codec. The I.C. is designed with independent analog and digital circuitry that prevents on-chip SCR type latch-up.



09/24/98

**Preliminary** 

### **Appendix B**

The STAC9701 is capable of operating from a single 5V supply connected to both DVdd and AVdd. Even though the STAC9701 has digital switching levels of 0.2Vdd to 0.5Vdd (See AC Link Electrical Characteristics in this data book), we recommend that all digital interface signals to the AC-Link be 5V. If digital interface signals below 5V are used, then appropriate level shifting circuitry must be provided to ensure adequate digital noise immunity and to prevent on-chip ESD protection diodes from forward biasing.

The STAC9701 can also operate from a 3.3V supply connected to DVdd while maintaining a 5V supply on AVdd. On-chip level shifters ensure accurate logic transfers between the analog and digital portions of the STAC9701. If digital interface signals above 3.3V are used, then appropriate level shifting circuitry must be provided to ensure adequate digital noise immunity and to prevent on-chip ESD protection diodes from turning on. (See Appendixes A and B – application notes for mixed supply operation).

The STAC9703 must be run from a 3.3V supply connected to both DVdd and AVdd. If digital interface signals above 3.3V are used, then appropriate level shifting circuitry must be provided to ensure adequate digital noise immunity and to prevent on-ship ESD protection diodes from turning on.

To reiterate, it is preferable to operate the digital portion of the STAC9701 (DVdd) at the same logic level as the controller chip that is interfacing to the AC-Link digital interface to ensure adequate noise immunity and to prevent ESD protection diodes from forward biasing.

STAC9701/3

For more information, please contact:

SigmaTel, Inc. 6101 W. Courtyard Dr., Bldg. 1, Suite 100 Austin, Texas 78730 Tel (512) 343-6636 Ext. 11 Fax (512) 343-6199 email: alyman@sigmatel.com Homepage: www.ccsi.com/~sigmatel